Fitted to

Editorial notes

4 KiB of instruction cache; the 1 KiB data cache is used as a directly addressed Scratch Pad rather than as a conventional cache, and the reference manual names it that way. No TLB is fitted, so the physical and logical memory maps are permanently fixed. The cited reference does not describe floating-point hardware, so no floating-point figure is recorded for this processor.

Sources

Back to top