The record

Type
Vendor documentation
Tier
A: Vendor documentation, a government document, a technical manual or an official benchmark result. One tier A source is sufficient to publish a figure.
Locator
Table 5-1, "Processor Thermal Design Power", page 69, 800 MHz FSB with 512-KB L2 Cache block, 3 GHz row
Published
2004
Consulted
2026-08-16
Address
https://download.intel.com/design/Pentium4/datashts/29864312.pdf
Retrieved
1882597 bytes, SHA-256 ca1ec2763cfb2c47… Recorded by the pipeline as evidence of what was downloaded, never as a fact about the hardware.
License
Copyright Intel Corporation; cited for verification under short-extract fair use.
Usage
This is the first document in this catalog's x86 line whose column is actually headed "Thermal Design Power", and the table is organized by front side bus and voltage-identification group rather than by frequency alone: the same nominal clock appears at different wattages in different blocks, so a figure from it is meaningless without the bus and cache block it was read from.

Figures citing this source

Back to top